Yasmii Samy

Chapter 3 ( / )


(h7 10((:)

### CPU Architecture

Q1: discuss how Single bus organization connects the computer system. List its disadvantages.

lec 3 (A, 13) Ch7

# Internal organization of a processor



### a processor has several registers/building blocks:

- ◆ Memory address register (MAR)
- ◆ Memory data register (MDR)
- ◆ Program Counter (PC)
- ♦ Instruction Register (IR)
- ♦ General purpose registers RO R(n-1)
- ◆ Arithmetic and logic unit (ALU)
- ◆ Control unit.

1.

### (Recall from Chapter 2):

### • Single bus organization:

- Bus is internal to the processor and should not be confused with the external bus that connects the processor to the memory and I/O devices.
- **Data lines** of the external memory bus are connected to the internal processor bus via MDR
  - ✓ Register MDR has two inputs and two outputs.
  - ✓ Data may be loaded to (from) MDR from (to) internal processor bus or external memory bus.
- Address lines of the external memory bus are connected to the internal processor bus via MAR.
  - ✓ MAR receives input from the internal processor bus.
  - ✓ MAR provides output to external memory bus.
- Instruction decoder and control logic block, or control unit issues signals to control the operation of all units inside the processor and for interacting with the memory bus.
  - ✓ Control signals depend on the instruction loaded in the Instruction Register (IR)

# • Outputs from the control logic block are connected to:

- ✓ Control lines of the memory bus.
- ✓ ALU, to determine which operation is to be performed.
  - Select input of the multiplexer MUX to select between Register Y and constant 4.
- ✓ Control lines of the registers, to select the registers.


### • Registers Y, Z, and TEMP:

- ✓ Used by the processor for temporary storage during execution of some instructions.
- ✓ Note that Registers R0 to R(n-1) are used to store data generated by one instruction for later use by another instruction.
- ✓ Data is stored in R0 through R(n-1) after the execution of an instruction.
- <u>Multiplexer MUX</u> selects either the output of register Y or a constant 4, depending upon the control input Select.
  - ◆ Constant 4 is used to increment the value of the PC.


# Disadvantages of using Simple single-bus structure:


Results in long control sequences, because only one data item can be transferred over the bus in a clock cycle in data with the business of th

# Q2: How are Registers connected to the internal Bus?



- ✓ At any one time (rising edge of clock pulse), only one register may output its contents to the bus.
- ✓ Registers load data by control signal.
- ✓ Registers are connected to the bus via switches controlled by the signals Rin & Rout.
- ✓ Each register Ri has two control signals (Ri in and Ri out.
- ✓ If Ri in=1, the data from the bus is loaded into the register.
- ✓ If Ri out=1, the data from the register is loaded onto the bus.
- $\checkmark$  The same holds for registers Y and Z as well.





- ✓ Each bit in a register may be implemented by an edge-triggered D-flip flop.
- ✓ Two input multiplexer is used to select the data applied to the input of an edge triggered flip-flop.

#### ✓ O output of the flip-flop is connected to the bus via a m-state gale. ✓ If Ri in=1: ✓ Multiplexer selects the data on Tri-state gare loads the value of the ... the bus. thir-thop cuto the bus. ✓ Data is loaded into the flip-flop Diea (Q) is loaded onto the bus at at the rising edge of the clock. the rising edge of the clock. if Ri in=0: If Ri our = 0; ✓ Multiplexer feeds back the value Gate's output is in high impedance currently stored in the flip-flop. celectrically disconnected) state. ✓ Q output represents the value Corresponds to open-circuit state. currently stored in the flip-flop.

- ✓ <u>Data transfers and operations</u> take place <u>within time periods</u> defined by the processor clock.
- ✓ multiphase clocking: When edge-triggered flip-flops are not used, two or more clock signals may be needed to guarantee proper transfer of data.

O3: How register transfer works with clock pulse. Assume you need to transfer data from register Transfer the contents of register R3 to register R4.



- Control signalsR3<sub>out</sub> and R4<sub>in</sub> become 1. They stay valid until the end of the clock
- 2. After a small delay, the contents of R3 are placed onto the bus. The contents of R3 stay onto the bus until the end of the clock cycle.
- 3. At the end of the clock cycle, the data onto the bus is loaded into R4  $R3_{out}$  and  $R4_{in}$  become




- 1. Control signals R3out, R4in and R5in become) They stay valid until the end of the clock cycle.
- 2. After a small delay, the contents of R3 are placed onto the bus. The contents of R3 stay onto the bus until the end of the clock cycle.
- 3. At the end of the clock cycle, the data onto the bus is loaded into R4 and R5.R3 out, R4in and R5in become 0.

#### Notes

# ☐ The number of registers that can be simultaneously loaded depends on:

- ◆ Drive capability (fan-out)
- ♦ Noise.
- Note that this is an electrical issue, not a logical issue.

# O4: Performing an arithmetic operation Add the contents of registers RI and R2 and place the result in R3. That is: R3 = RI + R2.



- 1. Place the contents of register K1 into the Y register in the first clock code
- 2. Place the contents of register 4.1 onto the bus in the second clock cycle. Both inputs to the ALU are now valid. Sefect register Y and assert the ALU command. I=AFB.
- 3. In the third clock cycle, Z register has fatched the output of the ALU. Thus the contents of the Z register can be copied into register R3

#### Clock Cycle 1:

 $RI_{om} Y_{in} \qquad (Y=RI)$ 

#### Clock Cycle 2:


 $R2_{our}$  SelectY. Add  $Z_{ob}$  (Z = R1 + R2)

#### Clock Cycle 3:

 $Z_{our}R3_m$  (R3=/)

# Q4:How register transfer works with clock pulse. Assume you need to transfer data from register

Transfer the contents of register R3 to register R3 Rb.




- 1. Control signals R3out, R4in and R5in become1. They star valid until the end of the clock cycle.
- 2. After a small delay, the contents of R3 are placed onto the Fus. The contents of R3 stay onto the bus until the end of the clock cycle.
- 3. At the end of the clock cycle, the data onto the bus is loaded into R4 and R5.R3 out, R4in and R5in become 0.

in Salas

#### Notes

- The number of registers that can be simultaneously loaded depends on:
  - ◆ Drive capability (fan-out)
  - ◆ Noise.
  - ◆ Note that this is an electrical issue, not a logical issue.

O4: Performing an arithmetic operation Add the contents of registers RI and RI and place the result in R3. That is: R3 = RI + R2.



- 1. Place the contents of register R1 into the Y register in the prochool of the Results 1, Rain 11, Register
- 2. Place the contents of register 1/2 onto the bus in the second clock cycle. Both aquity to the Al U are now valid. School register Y, and assert the ALU command. 6-2. B
- 3. In the third chock cycle, Z register has latched the output of the ALU. Thus if c contents of the Z register can be copied into register R3.

Clock Cycle 1:

1. RIone Ym (Y=KI)

Clock Cycle 2:


R2<sub>one</sub> SelectY: Add  $Z_{\perp}$ , iZ = RI + R2

Clock Cycle 3:

Zim KAm (R3-11

# Q5: How can word fetched from memory? What is the required signal that the processor waits from memory to know that the word is fetched? Give F sample.

- Processor has to specify the address of the memory location where this information is stored and request a Read operation.
- $\square$  Processor transfers the required address to MAE
  - ◆ Output of MAR is connected to the address lines of the memory bus.
- Processor uses the control lines of the memory bus to indicate this a *Recul* operation is needed.
- ☐ Requested information is received from the memory and 's stored in MDR.
  - ◆ Transferred from MDR to other registers.



MDR<sub>oot</sub> and MDR<sub>od</sub> control connection to external bus.

MDR<sub>me</sub> and MDR<sub>m</sub> control connection to internal bus.

- Timing of the internal processor operations must be coordinated with the response time of memory Read operations.
- ☐ Processor completes one internal data transfer in one clock excla-
- ☐ Memory response time for a Read operation is variable and usually longer than one clock cycle.
  - Processor waits until it receives an indication that the requ. and Read has been completed.
  - ◆ Control signal Memory Function Completed (MFC) is used for this purpose.
  - ◆ MFC is set to 1 by the memory to indicate that the contents of the specified location have been read and are available on the data lines of the memory bus.

# Example 1: List the steps to execute this read from memory MOVE (R1), R?

- I. Load the contents of Register R1 into AtAR.
- 2. Start a Read operation on the memory bus.
- 3. Wait for MFC response from the memory
- 4. Load MDR from the memory bus.
- 5. Load the contents of MDR into Register  $k^2$ .


	1. Steps 1 and 2 can be combined.
	☐ Load R1 to MAR and activate Read control signal simultaneously. ☐ R1 <sub>out</sub> MAR <sub>in</sub> Read.
	2. Steps 3 and 4 can be combined.
	<ul> <li>Activate control signal MDR<sub>mE</sub> while waiting for response from the memory MFC.</li> <li>MDR<sub>inE</sub>, WMFC</li> </ul>
	3. <u>Last step</u>
	3. Last step  Loads the contents of MDR into Register R2. Hence. Memory Read operation  takes 3 steps.  - MDR <sub>oudly</sub> R2 <sub>in</sub> ماخص ما سبق
wy Alexa	1. RI <sub>outh</sub> MAR <sub>in</sub> , Read. 2. MDR <sub>inE</sub> , WMFC 3. MDR <sub>outh</sub> , R2 <sub>in</sub> 2. MAR in State of the state
	O6: Write the steps of executing this instruction of writing word to memory:
	MOVE R2, (R1):

Q7: Example 3: Execution of a complete instruction(1 etch → Decode → 1 vecute)

Hic.

RIout MARin

R2<sub>out</sub>, MDR<sub>in</sub>, Write
 MDR<sub>outE</sub>, WMFC
 extig





### Q8: List steps of Unconditional Branch instructions

- U Branch target address is computed by adding the updated contents of the PC to an offset.
- ☐ Copying the updated contents of the *PC* to Register *Y* speeds up the execution of *BRANCH* instruction.
- Since the Fetch cycle is the same for all instructions, this step is performed for all instructions.

Step Action

Step Action

PCout, MARin, Read, Select4, Add, Zin

Zout, PCin, Yin, WMFC

MDRout, IRin

Offset-field-of-IRout, Add, Zin

Zout, PCin, End

Selecty,

Latter

Latt

Egure 7.7 Control sequence for an unconditional Branch instruction.

Branch <0

1000

### Example: Conditional Branch instructions

Consider now a conditional branch. In this case, we need to check the status of the condition codes before loading a new value into the PC. For example, for a Branch-onnegative (Branch < 0) instruction, step 4 in Figure 7.7 is replaced with

Negative Remiser

Offset-field-of-IR<sub>out</sub>, Add, Z<sub>in</sub>, IIN = 0 then End

Thus, if N=0 the processor returns to step 1 immediately after step 4. If N=1, step 5 is performed to load a new value into the PC, thus performing the branch operation.


(8)

1500

### Q8: why we need the multiple bus organization. Draw its architecture.

Most commercial processors provide multiple internal paths to enable several transfers to take place in parallel.

Multiple bus organization (Three-bus organization)



- ☐ Three-bus organization to connect the registers and the ALU of a processor.
- ☐ All general purpose registers are combined into a single block called register file.
  - Register file has three ports.
  - ◆ <u>Two outputs ports connected to buses A and B</u>, allowing the contents of two different registers to be accessed simultaneously, and placed on buses A and B.
  - ◆ Third input port allows the data on bus C to be loaded into a third register during the same clock cycle.

# U Inputs to the ALU and outputs from the ALU:

- ◆ Buses A and B are used to transfer the source operands to the A and B inputs of the ALU.
- Result is transferred to the destination over bus C.

# ALU can also pass one of its two input operands immodified if needed:

• Centrol signals for such an operation are R=A or R=B.

4

### ☐ <u>Incrementer unit:</u>


- Used to increment the PC by 4.
- Source for the constant 4 at the ALU multiplexer can be used to increment other addresses such as the memory addresses in multiple foad/store.

Example: Three operand instruction: ADD R4, R5, R6

Three operand instruction: ADD R4, R5, R6

Step Action PCout, R=B, MARin, Read, IncPC WMFC

- MDRoutB, R=B, IRin
- R4<sup>wtA</sup>, R5<sup>wtB</sup>, SelectA, Add, R6<sup>n</sup>, End
- 1. Pass the contents of the PC through ALM and load it into MARIncrement PC
- 2. Wait for AHC:
- 3. Load the data received into MDR and transfer to 4% through 41.4 .
- 4. Execution of the instruction is the last step



# Q2: How the Control Unit generates the proper control signal for each instruction?

To execute instructions the processor must generate the necessary control signals in proper sequence

### 1. Hardwired control:

- ✓ Control unv is designed as a finite state machine.
- Inflexible but fast,
- ✓ Appropriate for sympler machines (e.g. <u>RISC</u> machines)

### Microprogrammed control:

- Control path is designed hierarchically using principles identical to the CPU design.
- Flexible, but slow
- Appropriate for complex machines (e.g. CISC machines)


# Q10: List all the octails about how the hardwired control generates the required Control Signals.

Step	Action	
1	PCny, MAR in Read, Select4 Add, Zin	Each step in this sequence is
2	Lon. PCm. You. MAIFC	completed in one cloub
3	MDR <sub>ent</sub> , IK <sub>m</sub>	completed in one clock cycle.  A counter may be used to keep
4	R3 or, MARio. Read	track of the control steps.
5	RION, YO. WAFC	Each state or count, of this cour
6	MDE on Selecty, Add. Zm	corresponds to one control step.
7	Zour, Rin. End	r to one control step,

# Required control signals are determined by the following information:

- 1. Contents of the control step counter.
  - · Determines which step in the sequence.
- Contents of the instruction register.
  - Determines the actual instruction
- 3. Contents of the condition code flags.
  - Used for example in a BRANCH instruction.






Example: How Control signals such as Zim PCoun ADD are generated by eucoder block in the hardwired control circui.

### $\Box$ Suppose if $Z_m$ is asserted:

- $\checkmark$  During  $T_I$  for all instructions.
- $\checkmark$  During  $T_6$  for ADD instruction.
- During T<sub>2</sub> for unconditional BRANCH instruction.



# Control hardware can be viewed as a state machine:

- ◆ + hanges state every clock cycle depending on the contents of the instruction register, condition codes, and external inputs.
- LJ Outputs of the state machine are control signals:
- ☐ Sequence of control signals generated by the machine is determined by wiring of logic elements, hence the name "hardwired control".

untiel Sylink

An advantage hardwired control of Speed of operation is one of the advantages of hardwired control is its speed of operation.

# Disadvantages of hardwired control include:

- ◆ Little flexibility.
- ◆ Limited complexity of the instruction set it can implement.

# 1911: Define Control Word, Microroutine, Control Store, and Microprogram Counter (Mpc).

### Control Word (CW)= microinstructions

V+11

CW is a word whose individual bits represent various control signals.

- Every instruction will have its own microroutine which is made up of microinstructions or
- At every step, a Control Ward needs to be generated.
- Each CW in this microroutine is referred to as a microinstruction.

#### Microroutine:

- ✓ Every instruction will need a sequence of CWs for its execution.
- Sequence of CWs for an instruction is the microroutine for the instruction.

Control Store: the microutines for all instructions in the instruction set of a computer are stored in a special memory called Control Store.

Microprogram Counter (Mpc): is something different than the program counter (PC) of the microprocessor. Mpc is responsible about the generation of T1, T2, T3,.....Tn control steps may take different clock cycles

#### Example:

	Microprogrammed	control	(contid)
--	-----------------	---------	----------

Control Ward (CW) is a word whose individual bits represent various

contr	rol signals	· ·
Step	Action	\_Cantrol Signale;     FC <sub>ron</sub>   PC <sub>to</sub>
1	PC <sub>nat</sub> , MAR <sub>in</sub> , Read, Select4, Add. 7 <sub>to</sub>	MAR <sub>in</sub> Rend
2	Zour, PCin, Ym, Widt	MDR <sub>out</sub>
3	MDR <sub>out</sub> , IR <sub>in</sub>	$R_{a'} = 1_{b'}$
A	R3 <sub>out</sub> , MAR io , Read	Scient
5	R1 <sub>nut</sub> , Y <sub>in</sub> , WMF C	Schot4 Add
G	MDR <sub>out</sub> , SelectY, Add, 7 <sub>m</sub>	7 so Zano
!	Z <sub>obi</sub> , R1 <sub>m</sub> , End	KI <sub>red</sub>
	ery step, some control sympls sorted (*1) and all others (co. ()	RI <sub>0</sub> RI <sub>-d</sub> II MFC

Lnd ....

A	Ulicro Moutine Microprogrammed control	المامين المام
V	microprogrammed control	(conta)

contre	Micro - instruction	ij.	PC,	ۆ ئ ك	MAR "	Read	MDRow	<u>ਨ</u>	۲,	Select	Add	2,0	201	R1 <sub>304</sub>	R1,4	Rigar	WMFC	End
	1		U	1	1	1	0	0	0	1	1	1	0	0	0	0	0	0
	2		1	0	0	O	0	0	1	0	0	0	1	0	0	0	1	0
15,000	3		Ü	0	Ü	0	1	1	0	0	0	0	Ü	Ü	Ü	Ü	0	0
. 1400	4.		0	0	1	1	0	Ü	0	0	0	0	0	0	0	1	0	0
	5		0	0	0	0	0	0	1	0	0	0	0	1	0	0	1	0
	6		Ü	0	0	0	1	0	0	0	1	1	0	0	0	0	0	0
	7		0	0	0	0	0	0	0	0	0	0	1	0	1	U	U	1

<sup>\*</sup>At every step, a Control Word needs to be generated.


(SelectY is represented by Select=0, & Select4 by Select=1)

<sup>•</sup> Every instruction will need a sequence of CWs for its execution.

<sup>\*</sup>Sequence of CWs for an instruction is the microrantine for the instruction.

<sup>•</sup> Each (W) in this microroutine is referred to as a microinstruction.

# Q12:Draw the Basic organization of a microprogrammed control unit. Then explain How the microprogramming control generates control signal




- 1. Microprogram counter (mPC) is used to read CWs from control store sequentially.
- 2. When a new instruction is loaded into IR, <u>Starting address generator</u> generates the starting address of the microroutine.
- 3. This address is loaded into the mPC, mPC is automatically incremented by the clock, so successive microinstructions are read from the control store.

# Q13: Basic organization of the microprogrammed control unit cannot cheek the status of condition codes or external inputs to determine what should be the next microinstruction. How to handle this in microprogrammed control. Give Example then Explain how this works.

# ☐ To handle this in microprogrammed control:

- ✓ Use conditional branch microinstructions.
- These microinstructions, in addition to the branch address also specify which of the external inputs, condition codes or possibly registers should be checked as a condition for branching.

# riangleq Microprogrammed control (contd..)






### Starting and branch address generator accepts as inputs:

- o Contents of the Instruction Register IR (as before).
- External inputs
- Condition codes
- ✓ Generates a new address and loads it into microprogram counter (mPC) when a microinstruction instructs it do so.
- ✓ mPC is incremented every time a microinstruction is fetched except:
  - o New instruction is loaded into IR, *mPC* is loaded with the starting address of the microroutine for that instruction.
  - O Branch instruction is encountered and branch condition is satisfied, mPC is loaded with the branch address.
  - $\circ$  End instruction is encountered, mPC is loaded with the address of the tirst CW in the microroutine for the instruction fetch cycle.

### Example: Branch bandling---microprogram control



Address	Microinstruction	
0	PC <sub>out</sub> , NAP in , Read, Seleci4, Add, Zin	Fotch DB OVCALO
2	$Z_{\text{nit}}$ , $\text{PC}_{\text{ir}}$ , $\text{Y}_{\text{in}}$ , $\text{WMFC}$ $\text{MDR}_{\text{nit}}$ , $\text{IR}_{\text{in}}$	Fetch BRANCHedinstruction, microroutine is at address 25.
3	Branch to starting addressit appropriates	nicroroutine Branch to address 25,
25	If N=0, then branch to microinstruction0	Test the Abit of the array
26	Offset-field-of-IR <sub>out</sub> , Selecty, Add, Z <sub>in</sub>	codes
27	Z <sub>out</sub> , PC <sub>m</sub> , End	If 0, go to 0 and get new instr. Else execute microinstruction located at 26 and put the branch target address into Register Z. (Microinstruction at location 27).

Address 25 is the output of starting address generator and is loaded into the microprogram counter ( $\mu PC$ ).

### Q14: How the Microinstruction is formatted.

1-Simple approach is to allocate one bit for each control signal Results in long microinstructions.

#### Disadyantages:

o put Asa sela ✓ Since the number of control signals is usually very large few bits are set to 1 in any microinstruction, resulting in a poor use of bit space.

#### Solution

 Reduce the length of the microinstruction by taking advantage of the fact that most signals are not needed simultaneously, and many signals are mutually سندر المراجع ا exclusive.

### For example of disadvantages:

- Only one ALU function is active at a time.
- Source for a data transfer must be unique,
- Read and Write memory signals cannot be active simultaneously.

### 2-Group mutually exclusive signals in the same group.

- At most one micro operation can be specified per group,
- Use binary coding scheme to represent signals within a group,

### Example of Grouping control signals:

- If ALU has 16 operations, then 4 bits can be sufficient.
- Group register output signals into the same group, since only one of these signals will be active at any given time (Why?)
- If the CPU has 4 general purpose registers, then PCond. MDRouts Zonts  $Cffset_{out}, RO_{out}, RI_{out}, R2_{out}, R3_{out}$  and  $Temp_{out}$ . Can be placed in a single group, and 4 bits will be needed to represent these,

with the tideathness control (conta.) Fach group occupies a kinge enough field to represent all the signils Most fields must include one mactive code, which specifies no setion.
All fields do not have a include inactive code.

# Q45: Define the Vertical and Horizontal Organization of micro-program.

### In vertical organization :

Each microinstruction contains a small number of control functions leading to more microinstructions required for the execution of each instruction,

(inshuctor) I in in (CN) willy by us will be used in which and ion jet ained and

Results in slower operating speeds.

### In horizontal organization:

- Many resources can be controlled with a single instruction leading into small number of microinstructions required for the execution of each instruction.
- ✓ Require that the CPU structure allows parallel use of resources. Corte 1 Max

results in higher operating speed

(control Significon, sin) (concerned : (CNV) con) lid 2 -x Micromstruction, in the character many days The state of the s and for promotion of the first of the strature Continue open in hillands is on the Mind on many the property of 

